|
|
Line 1: |
Line 1: |
| ==Presentations of Published Papers== | | ==Presentations of Published Papers== |
| + | |
| + | {| style="border:2px solid #abd5f5; background:#f1f5fc;" |
| + | |
| + | | |
| + | {| |
| + | |- valign=top |
| + | | width="100" |'''title / type''': |
| + | | width="550"| Logic Synthesis and Defect Tolerance for Memristive Crossbar Array / Presentation |
| + | |- valign="top" |
| + | | width="1" | '''presenter(s) - attendant(s)''': |
| + | | Mustafa Altun (ITU) and Onur Tunali (ITU) |
| + | |- valign=top |
| + | | '''presented at''': |
| + | | width="550"| [http://www.date-conference.com/ Design, Automation and Test in Europe (DATE)], Dresden, Germany, 2018. |
| + | |- valign="top" |
| + | | '''people reached''': |
| + | |Over 1000 attendees, mostly researchers, both from academia and industry. |
| + | |
| + | |} |
| + | | align="center" width="70" | |
| + | <span class="plainlinks"> |
| + | |
| + | [[File:PPT.jpg|60px|link=http://www.ecc.itu.edu.tr/images/b/b8/Tunali_Altun_Logic_Synthesis_and_Defect_Tolerance_for_Memristive_Crossbars.pptx]] |
| + | </span> |
| + | <br> [http://www.ecc.itu.edu.tr/images/b/b8/Tunali_Altun_Logic_Synthesis_and_Defect_Tolerance_for_Memristive_Crossbars.pptx Slides] |
| + | |} |
| | | |
| {| style="border:2px solid #abd5f5; background:#f1f5fc;" | | {| style="border:2px solid #abd5f5; background:#f1f5fc;" |