Research

We aim to develop a complete synthesis and performance optimization methodology for switching nano-crossbar arrays that leads to the design and construction of an emerging nanocomputer. Our objectives are 1) synthesizing Boolean functions with area optimization; 2) achieving fault tolerance; 3) performing performance optimization by considering area, delay, power, and accuracy; 4) implementing arithmetic and memory elements; and 5) realizing a synchronous state machine.

Logic Synthesis

We study implementation of Boolean functions with nano-crossbar arrays where each crosspoint behaves as a diode, a FET, and a four-terminal switch. For these three types, we give array size formulations for a given Boolean function. Additionally, we focus on four-terminal switch based implementations and propose an algorithm that implements Boolean functions with optimal array sizes. Selected Publications title: Synthesis on Switching Lattices of Dimension-Reducible Boolean Functions authors: Anna Bernasconi, Valentina Ciriani, Luca Frontini, and Gabriella Trucco presented at: International Conference on Very Large Scale Integration (VLSI-SoC), Tallinn, Estonia, 2016 Paper Slides title: Synthesis and Performance Optimization of a Switching Nano-crossbar Computer authors: Dan Alexandrescu, Mustafa Altun, Lorena Anghel, Anna Bernasconi, Valentina Ciriani, and Mehdi Tahoori presented at: Euromicro Conference on Digital System Design (DSD), Limassol, Cyprus, 2016. Paper Slides Developed Tools title: Optimal Synthesis Tool authors: Ceylan Morgul and Mustafa Altun description: Two optimal synthesis tools Tool-1 and Tool-2 are developed in Matlab and Python, respectively. Both tools aim to synthesize a given target Boolean functions with an optimal size of four-terminal switch based arrays . Tool

Fault Tolerance

We examine reconfigurable crossbar arrays by considering randomly occurred stuck-open and stuck-closed crosspoint faults. In the presence of permanent faults, a fast and accurate heuristic algorithm is proposed that uses the techniques of index sorting, backtracking, and row matching. In the presence of transient faults, tolerance analysis is performed by formally and recursively determining tolerable fault positions Selected Publications title: Permanent and Transient Fault Tolerance for Reconfigurable Nano-Crossbar Arrays authors: Onur Tunali and Mustafa Altun appeared in: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 36, Issue 5, pp. 747–760, 2017. Paper Developed Tools title: Fault Tolerant Logic Mapping Tool authors: Onur Tunali and Mustafa Altun description: The tool is developed in Matlab. It aims to map logic funtions into fault crossbars such that each crosspoint has an independent fault probability up to 20%. Tool title: Yield Analysis Tool authors: Onur Tunali and Mustafa Altun description: The tool is developed in Matlab. This tool calculates the required crossbar size in advance according to a given logic function and a defect rate. Using a crossbar with determined size, a valid physical implementation of the logic function with a reconfigurable nano-crossbar array can be achieved. Tool accepts two parameters, logic function file and defect rate as inputs and returns the size of crossbar. Tool

Performance Modeling and Analysis

We introduce an accurate capacitor-resistor model for nano-crossbar arrays that is to be used for power/delay/area performance analysis and optimization. In order to find capacitor and resistor values, we investigate upper/lower value limits for technology dependent parameters including doping concentration, nanowire dimension, pitch size, and layer thickness. We also use different fan-out capacitors to test the integration capability of these technologies. Selected Publications title: Power-Delay-Area Performance Modeling and Analysis for Nano-Crossbar Arrays authors: Ceylan Morgul, Furkan Peker, and Mustafa Altun presented at: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, USA, 2016. Paper Poster