EHB 322E
From NANOxCOMP H2020 Project
(Difference between revisions)
(→Announcements) |
(→Syllabus) |
||
Line 37: | Line 37: | ||
* Final Exam: '''40%''' | * Final Exam: '''40%''' | ||
|- | |- | ||
− | | <div style="font-size: 120%;"> ''' | + | | <div style="font-size: 120%;"> '''Reference Books'''</div> |
|| | || | ||
− | * | + | * Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (2002). Digital integrated circuits (Vol. 2). Englewood Cliffs: Prentice hall. |
− | + | * Uyemura, J. P. (2002). CMOS logic circuit design. Springer. | |
+ | * Kang, S. M., & Leblebici, Y. (2003). Cmos Digital Integrated Circuits, 3/E. Tata McGraw-Hill Education. | ||
|- | |- | ||
| <div style="font-size: 120%;"> '''Policies'''</div> | | <div style="font-size: 120%;"> '''Policies'''</div> |
Revision as of 15:04, 31 January 2014
Contents |
Announcements
- Feb. 3rd The class is given in the room 4102 (first floor), EEF.
Syllabus
EHB 322E: Digital Electronic Circuits, CRN: 25176, Mondays 13:30-16:30, Room: 4102 (EEF), Spring 2014.
Instructor
|
|
Teaching Assistant
|
TBD
|
Grading
|
|
Reference Books
|
|
Policies
|
|
Weekly Course Plan
Date
|
Topic
|
Week 1, 10/2/2014 | Introduction |
Week 2, 17/2/2014 | Inverters |
Week 3, 24/2/2014 | NMOS/CMOS inverters & their static and dynamic behaviors |
Weeks 4, 3/3/2014 | NMOS/CMOS inverters & their static and dynamic behaviors |
Weeks 5, 10/3/2014 | Static logic gates |
Week 6, 17/3/2014 | Complex logic gates and their delays |
Weeks 7, 24/3/2014 | MIDTERM I |
Week 8, 31/3/2014 | Pass transistor logic |
Week 9, 7/4/2014 | Flip-flops |
Weeks 10, 14/4/2014 | Synchronization of digital circuits |
Week 11, 21/4/2014 | Dynamic logic gates |
Week 12, 28/4/2014 | MIDTERM II |
Weeks 13, 5/5/2014 | Semiconductor memories and gate arrays |
Weeks 14, 12/5/2014 | Semiconductor memories and gate arrays |
Course Materials
Homeworks | Quizzes | Exams |
---|---|---|