EHB 322E
From NANOxCOMP H2020 Project
(Difference between revisions)
(→Announcements) |
(→Syllabus) |
||
Line 6: | Line 6: | ||
== Syllabus == | == Syllabus == | ||
− | <div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 21161, Mondays 13:30-16:30, Room: | + | <div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 21161, Mondays 13:30-16:30, Room: 5302 (EEF), Spring 2017. </div> |
{| border="1" cellspacing="0" cellpadding="5" " width="80%" | {| border="1" cellspacing="0" cellpadding="5" " width="80%" | ||
Line 21: | Line 21: | ||
|| | || | ||
− | + | Furkan Peker | |
− | * Email: | + | * Email: furkan.peker061@gmail.com |
− | * Room: | + | * Room: 3207 EEF |
|- | |- |
Revision as of 14:48, 6 February 2017
Contents |
Announcements
- Feb. 6th The class is given in the room 5302 (third floor), EEF.
- Feb. 3rd As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.
Syllabus
EHB 322E: Digital Electronic Circuits, CRN: 21161, Mondays 13:30-16:30, Room: 5302 (EEF), Spring 2017.
Instructor
|
|
Teaching Assistant
|
Furkan Peker
|
Grading
|
|
Reference Books
|
|
Policies
|
|
Weekly Course Plan
Date
|
Topic
|
Week 1, 6/2/2017 | Introduction |
Week 2, 13/2/2017 | Switching theory & devices for digital circuits and inverters |
Week 3, 20/2/2017 | NMOS/CMOS inverters & their static and dynamic behaviors |
Weeks 4, 27/2/2017 | Optimization of multiple-stage inverters and buffers |
Weeks 5, 6/3/2017 | Static logic gates and area-delay-power performance analysis |
Week 6, 13/3/2017 | Complex logic gates and their delays |
Weeks 7, 20/3/2017 | MIDTERM I |
Week 8, 27/3/2017 | Pass transistor logic with Shannon's expansion and performance analysis |
Week 9, 3/4/2017 | Dynamic logic gates, synchronization, and performance analysis |
Weeks 10, 10/4/2017 | Problems and solutions in dynamic logic |
Week 11, 17/4/2017 | Static and dynamic memory elements: D, SR, and JK flip-flops |
Week 12, 24/4/2017 | MIDTERM II |
Weeks 13, 1/5/2017 | HOLIDAY, no class |
Weeks 14, 8/5/2017 | Synchronization and timing analysis of digital circuits having logic and memory elements |
Weeks 15, 15/5/2017 | Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories |
Course Materials
Homeworks & Solutions | Quizzes & Solutions | Exams |
---|---|---|