EHB 322E

From NANOxCOMP H2020 Project
(Difference between revisions)
Jump to: navigation, search
(→‎Syllabus)
(→‎Weekly Course Plan)
Line 62: Line 62:
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|-  
 
|-  
−
|  Week  1, 10/2/2014       || Introduction  
+
|  Week  1, 2/2/2015       || Introduction  
 
|-  
 
|-  
−
|  Week  2, 17/2/2014      || Devices for digital circuits and inverters
+
|  Week  2, 9/2/2015      || Devices for digital circuits and inverters
 
|-  
 
|-  
−
|  Week  3, 24/2/2014       || NMOS/CMOS inverters & their static and dynamic behaviors
+
|  Week  3, 16/2/2015       || NMOS/CMOS inverters & their static and dynamic behaviors
 
|-  
 
|-  
−
|  Weeks 4, 3/3/2014 || Optimization of multiple-stage inverters and buffers  
+
|  Weeks 4, 23/2/2015 || Optimization of multiple-stage inverters and buffers  
 
|-
 
|-
−
|  Weeks 5, 10/3/2014   || Static logic gates  
+
|  Weeks 5, 2/3/2015   || Static logic gates  
 
|-
 
|-
−
|  Week 6, 17/3/2014       || Complex logic gates and their delays
+
|  Week 6, 9/3/2015       || Complex logic gates and their delays
 
|-  
 
|-  
−
|  Weeks 7, 24/3/2014   || MIDTERM I  
+
|  Weeks 7, 16/3/2015   || MIDTERM I  
 
|-
 
|-
−
|  Week  8, 31/3/2014     || Pass transistor logic
+
|  Week  8, 23/3/2015     || Pass transistor logic
 
|-  
 
|-  
−
|  Week  9, 7/4/2014    || Pass transistor logic & Dynamic logic gates  
+
|  Week  9, 30/3/2015    || Pass transistor logic & Dynamic logic gates  
 
|-  
 
|-  
−
|  Weeks 10, 14/4/2014 ||  Dynamic logic gates  
+
|  Weeks 10, 6/4/2015 ||  Dynamic logic gates  
 
|-  
 
|-  
−
|  Week  11, 21/4/2014     || Flip-flops  
+
|  Week  11, 13/4/2015     || Flip-flops  
 
|-  
 
|-  
−
|  Week  12, 28/4/2014     || MIDTERM II  
+
|  Week  12, 20/4/2015     || MIDTERM II  
 
|-  
 
|-  
−
|  Weeks 13, 5/5/2014 || Synchronization of digital circuits
+
|  Weeks 13, 27/4/2015 || Synchronization of digital circuits
 
|-  
 
|-  
−
|  Weeks 14, 12/5/2014 || Semiconductor memories and gate arrays
+
|  Weeks 14, 4/5/2015 || Semiconductor memories and gate arrays
 
|}
 
|}
  

Revision as of 15:20, 20 January 2015

Contents

Announcements

  • Jan. 20th As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.
  • Jan. 20th The class is given in the room 5201 (secon floor), EEF.

Syllabus

EHB 322E: Digital Electronic Circuits, CRN: 25176, Mondays 13:30-16:30, Room: 4102 (EEF), Spring 2014.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:30 on Tuesdays in Room:3005, EEF (or stop by my office any time)
Teaching Assistant

Salih Vehbi Cömert

  • Email: vehbicomert@gmail.com
  • Room: 3009 EEF
Grading
  • Quizzes: 10%
    • 2 pop-up quizzes (5% each) - no prior announcement of quiz dates and times
  • Homeworks: 10%
    • 3 homeworks (3.3% each)
  • Midterm Exams: 40%
    • 2 midterms (20% each) during the lecture time that will on 16/3/2015 and 20/4/2015.
  • Final Exam: 40%
Reference Books
  • Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (2002). Digital integrated circuits. Englewood Cliffs: Prentice hall.
  • Uyemura, J. P. (2002). CMOS logic circuit design. Springer.
  • Kang, S. M., & Leblebici, Y. (2003). Cmos Digital Integrated Circuits, 3/E. Tata McGraw-Hill Education.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Quizzes and exams are in closed-notes and closed-books format.
  • To be eligible of taking the final or the resit exam, your midterm average should be at least 25 (out of 100).

Weekly Course Plan

Date
Topic
Week 1, 2/2/2015 Introduction
Week 2, 9/2/2015 Devices for digital circuits and inverters
Week 3, 16/2/2015 NMOS/CMOS inverters & their static and dynamic behaviors
Weeks 4, 23/2/2015 Optimization of multiple-stage inverters and buffers
Weeks 5, 2/3/2015 Static logic gates
Week 6, 9/3/2015 Complex logic gates and their delays
Weeks 7, 16/3/2015 MIDTERM I
Week 8, 23/3/2015 Pass transistor logic
Week 9, 30/3/2015 Pass transistor logic & Dynamic logic gates
Weeks 10, 6/4/2015 Dynamic logic gates
Week 11, 13/4/2015 Flip-flops
Week 12, 20/4/2015 MIDTERM II
Weeks 13, 27/4/2015 Synchronization of digital circuits
Weeks 14, 4/5/2015 Semiconductor memories and gate arrays

Course Materials

Homeworks & Solutions Quizzes Exams
Homework 1 & Solutions Quiz 1 Midterm 1
Homework 2 & Solutions Quiz 2 Midterm 2
Homework 3
Retrieved from "https://www.nanoxcomp.itu.edu.tr/index.php?title=EHB_322E&oldid=1397"
Personal tools
Namespaces

Variants
Actions
NANOxCOMP
Toolbox