EHB 322E

From NANOxCOMP H2020 Project
(Difference between revisions)
Jump to: navigation, search
(→‎Syllabus)
 
(96 intermediate revisions by one user not shown)
Line 2: Line 2:
 
== Announcements ==
 
== Announcements ==
  
−
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Jan. 20th</span> As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, '''LTspice''' is a good and free choice; you can download it by [http://www.linear.com/designtools/software/#LTspice/ '''clicking here'''].
+
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Apr. 8th</span> To see your grades [[Media:ehb322e-2017-spring-grades.pdf | ''' click here''']].
−
 
+
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Apr. 4th</span> [[Media:ehb322e-2017-spring-hw-02.pdf | '''The second homework''']] has been posted that is due 17/04/2017 (before the lecture).
−
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Jan. 20th</span>  The class is given in the room '''5201''' (secon floor), EEF.
+
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Mar. 16th</span> Midterm-1 will be held in rooms '''5302''' and '''5202''' between '''15:30 - 17:30''' on March 20th.
 +
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. 20th</span> [[Media:ehb322e-2017-spring-hw-01.pdf | '''The first homework''']] has been posted that is due 06/03/2017 (before the lecture).
 +
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. 6th</span>  The class is given in the room '''5302''' (third floor), EEF.
 +
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. 3rd</span>  As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, '''LTspice''' is a good and free choice; you can download it by [http://www.linear.com/designtools/software/#LTspice/ '''clicking here'''].
  
 
== Syllabus ==
 
== Syllabus ==
−
<div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 20851, Mondays 13:30-16:30, Room: 5201 (EEF), Spring 2015. </div>  
+
<div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 21161, Mondays 13:30-16:30, Room: 5302 (EEF), Spring 2017. </div>  
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
    
 
    
Line 21: Line 24:
 
| <div style="font-size: 120%;"> '''Teaching Assistant'''</div>
 
| <div style="font-size: 120%;"> '''Teaching Assistant'''</div>
 
         ||  
 
         ||  
−
Salih Vehbi Cömert
+
 
−
* Email: vehbicomert@gmail.com
+
Furkan Peker
−
* Room: 3009 EEF  
+
* Email: furkan.peker061@gmail.com
 +
* Room: 3207 EEF  
 +
 
 
|-  
 
|-  
 
|  <div style="font-size: 120%;"> '''Grading'''</div>
 
|  <div style="font-size: 120%;"> '''Grading'''</div>
Line 35: Line 40:
  
 
* Midterm Exams: '''40%'''
 
* Midterm Exams: '''40%'''
−
** 2 midterms (20% each) during the lecture time that will on 16/3/2015 and 20/4/2015.
+
** 2 midterms (20% each) during the lecture time that will on '''20/3/2017''' and '''24/4/2017'''.
  
 
* Final Exam: '''40%'''
 
* Final Exam: '''40%'''
Line 41: Line 46:
 
|  <div style="font-size: 120%;"> '''Reference Books'''</div>
 
|  <div style="font-size: 120%;"> '''Reference Books'''</div>
 
         ||  
 
         ||  
−
* Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (2002). Digital integrated circuits. Englewood Cliffs: Prentice hall.
+
* Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (20XX). Digital integrated circuits. Englewood Cliffs: Prentice hall.
−
* Uyemura, J. P. (2002). CMOS logic circuit design. Springer.
+
* Uyemura, J. P. (20XX). CMOS logic circuit design. Springer.
−
* Kang, S. M., & Leblebici, Y. (2003). Cmos Digital Integrated Circuits, 3/E. Tata McGraw-Hill Education.
+
* Kang, S. M., & Leblebici, Y. (20XX). Cmos Digital Integrated Circuits. McGraw-Hill Education.
 
|-
 
|-
 
|  <div style="font-size: 120%;"> '''Policies'''</div>
 
|  <div style="font-size: 120%;"> '''Policies'''</div>
Line 62: Line 67:
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|-  
 
|-  
−
|  Week  1, 2/2/2015       || Introduction  
+
|  Week  1, 6/2/2017       || Introduction  
 
|-  
 
|-  
−
|  Week  2, 9/2/2015     || Devices for digital circuits and inverters
+
|  Week  2, 13/2/2017     || Switching theory & devices for digital circuits and inverters
 
|-  
 
|-  
−
|  Week  3, 16/2/2015       || NMOS/CMOS inverters & their static and dynamic behaviors
+
|  Week  3, 20/2/2017       || NMOS/CMOS inverters & their static and dynamic behaviors
 
|-  
 
|-  
−
|  Weeks 4, 23/2/2015 || Optimization of multiple-stage inverters and buffers  
+
|  Weeks 4, 27/2/2017 || Optimization of multiple-stage inverters and buffers  
 
|-
 
|-
−
|  Weeks 5, 2/3/2015   || Static logic gates  
+
|  Weeks 5, 6/3/2017   || Static logic gates and area-delay-power performance analysis
 
|-
 
|-
−
|  Week 6, 9/3/2015       || Complex logic gates and their delays
+
|  Week 6, 13/3/2017       || Complex logic gates and their delays
 
|-  
 
|-  
−
|  Weeks 7, 16/3/2015   || MIDTERM I  
+
|  Weeks 7, 20/3/2017   || MIDTERM I  
 
|-
 
|-
−
|  Week  8, 23/3/2015     || Pass transistor logic
+
|  Week  8, 27/3/2017     || HOLIDAY, no class 
 +
|-
 +
|  Week  9, 3/4/2017    ||  Pass transistor logic with Shannon's expansion and performance analysis
 
|-  
 
|-  
−
|  Week  9, 30/3/2015    || Pass transistor logic & Dynamic logic gates  
+
|  Weeks 10, 10/4/2017 || Dynamic logic gates, synchronization, and performance analysis
 
|-  
 
|-  
−
|  Weeks 10, 6/4/2015 || Dynamic logic gates
+
|  Week  11, 17/4/2017      || Static and dynamic memory elements: D, SR, and JK flip-flops
 
|-  
 
|-  
−
|  Week  11, 13/4/2015      || Flip-flops
+
|  Week  12, 24/4/2017    || MIDTERM II
 
|-  
 
|-  
−
|  Week  12, 20/4/2015    || MIDTERM II
+
|  Weeks 13, 1/5/2017 || HOLIDAY, no class
 
|-  
 
|-  
−
|  Weeks 13, 27/4/2015 || Synchronization of digital circuits
+
|  Weeks 14, 8/5/2017 || Synchronization and timing analysis of digital circuits having logic and memory elements
 
|-  
 
|-  
−
|  Weeks 14, 4/5/2015 || Semiconductor memories and gate arrays
+
|  Weeks 15, 15/5/2017 || Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories
 
|}
 
|}
  
Line 94: Line 101:
  
 
{| border="1" cellspacing="0" cellpadding="5"
 
{| border="1" cellspacing="0" cellpadding="5"
−
! Homeworks  & Solutions!! Quizzes !! Exams  
+
! Homeworks  & Solutions!! Quizzes & Solutions!! Exams  
 
|-  
 
|-  
−
| [[Media:ehb322e-2014-spring-hw-01.pdf | Homework 1]] & [[Media:ehb322e-2014-spring-hw-01-solutions.pdf | Solutions]]   ||  [[Media:ehb322e-2014-spring-quiz-01.pdf | Quiz 1]]   || [[Media:ehb322e-2014-spring-midterm-01.pdf | Midterm 1]]
+
| [[Media:ehb322e-2017-spring-hw-01.pdf | Homework 1]] & [[Media:ehb322e-2017-spring-hw-01-solutions.pdf | Solutions]] ||  [[Media:ehb322e-2017-spring-quiz-01.pdf | Quiz 1]] & [[Media:ehb322e-2017-spring-quiz-01-solutions.pdf | Solutions]] ||  [[Media:ehb322e-2017-spring-midterm-01.pdf | Midterm 1]]
 
|-  
 
|-  
−
| [[Media:ehb322e-2014-spring-hw-02.pdf | Homework 2]] & [[Media:ehb322e-2014-spring-hw-02-solutions.pdf | Solutions]]  ||  [[Media:ehb322e-2014-spring-quiz-02.pdf | Quiz 2]]  ||  [[Media:ehb322e-2014-spring-midterm-02.pdf | Midterm 2]]         
+
| [[Media:ehb322e-2017-spring-hw-02.pdf | Homework 2]] ||  ||  
 
|-
 
|-
−
| [[Media:ehb322e-2014-spring-hw-03.pdf | Homework 3]]   ||        ||  
+
|  ||        ||  
 
|}
 
|}

Latest revision as of 23:58, 8 April 2017

Contents

[edit] Announcements

  • Apr. 8th To see your grades click here.
  • Apr. 4th The second homework has been posted that is due 17/04/2017 (before the lecture).
  • Mar. 16th Midterm-1 will be held in rooms 5302 and 5202 between 15:30 - 17:30 on March 20th.
  • Feb. 20th The first homework has been posted that is due 06/03/2017 (before the lecture).
  • Feb. 6th The class is given in the room 5302 (third floor), EEF.
  • Feb. 3rd As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.

[edit] Syllabus

EHB 322E: Digital Electronic Circuits, CRN: 21161, Mondays 13:30-16:30, Room: 5302 (EEF), Spring 2017.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:30 on Tuesdays in Room:3005, EEF (or stop by my office any time)
Teaching Assistant

Furkan Peker

  • Email: furkan.peker061@gmail.com
  • Room: 3207 EEF
Grading
  • Quizzes: 10%
    • 2 pop-up quizzes (5% each) - no prior announcement of quiz dates and times
  • Homeworks: 10%
    • 3 homeworks (3.3% each)
  • Midterm Exams: 40%
    • 2 midterms (20% each) during the lecture time that will on 20/3/2017 and 24/4/2017.
  • Final Exam: 40%
Reference Books
  • Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (20XX). Digital integrated circuits. Englewood Cliffs: Prentice hall.
  • Uyemura, J. P. (20XX). CMOS logic circuit design. Springer.
  • Kang, S. M., & Leblebici, Y. (20XX). Cmos Digital Integrated Circuits. McGraw-Hill Education.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Quizzes and exams are in closed-notes and closed-books format.
  • To be eligible of taking the final or the resit exam, your midterm average should be at least 25 (out of 100).

[edit] Weekly Course Plan

Date
Topic
Week 1, 6/2/2017 Introduction
Week 2, 13/2/2017 Switching theory & devices for digital circuits and inverters
Week 3, 20/2/2017 NMOS/CMOS inverters & their static and dynamic behaviors
Weeks 4, 27/2/2017 Optimization of multiple-stage inverters and buffers
Weeks 5, 6/3/2017 Static logic gates and area-delay-power performance analysis
Week 6, 13/3/2017 Complex logic gates and their delays
Weeks 7, 20/3/2017 MIDTERM I
Week 8, 27/3/2017 HOLIDAY, no class
Week 9, 3/4/2017 Pass transistor logic with Shannon's expansion and performance analysis
Weeks 10, 10/4/2017 Dynamic logic gates, synchronization, and performance analysis
Week 11, 17/4/2017 Static and dynamic memory elements: D, SR, and JK flip-flops
Week 12, 24/4/2017 MIDTERM II
Weeks 13, 1/5/2017 HOLIDAY, no class
Weeks 14, 8/5/2017 Synchronization and timing analysis of digital circuits having logic and memory elements
Weeks 15, 15/5/2017 Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories

[edit] Course Materials

Homeworks & Solutions Quizzes & Solutions Exams
Homework 1 & Solutions Quiz 1 & Solutions Midterm 1
Homework 2
Retrieved from "https://www.nanoxcomp.itu.edu.tr/index.php?title=EHB_322E&oldid=2481"
Personal tools
Namespaces

Variants
Actions
NANOxCOMP
Toolbox